VND830-E

DOUBLE CHANNEL HIGH SIDE DRIVER

Table 1. General Features

| Type	R_{DS(on)}	I_{out}	V_{CC}
VND830-E	$60m\Omega$ (*)	6A (*)	36V

(*) Per each channel

- CMOS COMPATIBLE INPUTS
- OPEN DRAIN STATUS OUTPUTS
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- LOSS OF GROUND PROTECTION
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (**)
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

DESCRIPTION

The VND830-E is a monolithic device made by using STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground. Active V_{CC} pin voltage clamp protects the devices against low energy spikes (see ISO7637 transient compatibility table).

Figure 1. Package

SO-16L

Active current limitation combined with thermal shutdown and automatic restart protects the device against overload. The device detects open load condition both is on and off state. Output shorted to V_{CC} is detected in the off state. Device automatically turns off in case of ground pin disconnection.

Table 2. Order Codes

Package	Tube	Tape and Reel
SO-16L	VND830-E	VND830TR-E

Note: (*) See application schematic at page 9

Figure 2. Block Diagram

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage	41	V
$- V_{CC}$	Reverse DC Supply Voltage	- 0.3	V
$- I_{GND}$	DC Reverse Ground Pin Current	- 200	mA
I_{OUT}	DC Output Current	Internally Limited	A
$- I_{OUT}$	Reverse DC Output Current	- 6	A
I_{IN}	DC Input Current	+/- 10	mA
I_{STAT}	DC Status Current	+/- 10	mA
V_{ESD}	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF) - INPUT - STATUS - OUTPUT - V_{CC}	4000 4000 5000 5000	V V V V
E_{MAX}	Maximum Switching Energy (L=1.8mH; R_L=0Ω; V_{bat}=13.5V; T_{jstart}=150ºC; I_L=9A)	102	mJ
P_{tot}	Power Dissipation T_{lead}=25°C	8.3	W
T_j	Junction Operating Temperature	Internally Limited	°C
T_c	Case Operating Temperature	- 40 to 150	°C
T_{stg}	Storage Temperature	- 55 to 150	°C

**Figure 3. Configuration Diagram (Top View) & Suggested Connections for Unused and N.C. Pins**

Connection / Pin	Status	N.C.	Output	Input
Floating	X	X	X	X
To Ground		X		Through 10KΩ resistor

Figure 4. Current and Voltage Conventions

(*) $V_{Fn} = V_{CCn} - V_{OUTn}$ during reverse battery condition

Table 4. Thermal Data

Symbol	Parameter		Value		Unit
$R_{thj\text{-}lead}$	Thermal resistance junction-lead	(MAX)	15		°C/W
$R_{thj\text{-}amb}$	Thermal resistance junction-ambient	(MAX)	65 (*)	48 (**)	°C/W

Note: (*) When mounted on a standard single-sided FR-4 board with 0.5cm^2 of Cu (at least 35μm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.

Note: (**) When mounted on a standard single-sided FR-4 board with 6 cm^2 of Cu (at least 35μm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.

ELECTRICAL CHARACTERISTICS
(8V<V_{CC}<36V; -40°C< T_j <150°C, unless otherwise specified)
(Per each channel)

Table 5. Power Output

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{CC} (**)	Operating Supply Voltage		5.5	13	36	V
V_{USD} (**)	Undervoltage Shut-down		3	4	5.5	V
V_{OV} (**)	Overvoltage Shut-down		36			V
R_{ON}	On State Resistance	I_{OUT} =2A; T_j =25 °C			60	mΩ
		I_{OUT} =2A; V_{CC}> 8V			120	mΩ
I_S (**)	Supply Current	Off State; V_{CC}=13V; V_{IN}=V_{OUT}=0V		12	40	µA
		Off State; V_{CC}=13V; V_{IN}=V_{OUT}=0V; T_j=25°C		12	25	µA
		On State; V_{CC}=13V; V_{IN}=5V; I_{OUT}=0A		5	7	mA
$I_{L(off1)}$	Off State Output Current	V_{IN}=V_{OUT}=0V	0		50	µA
$I_{L(off2)}$	Off State Output Current	V_{IN}=0V; V_{OUT}=3.5V	-75		0	µA
$I_{L(off3)}$	Off State Output Current	V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j =125°C			5	µA
$I_{L(off4)}$	Off State Output Current	V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j =25°C			3	µA

Note: (**) Per device.

Table 6. Protection (Per each channel) (See note 1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
T_{TSD}	Shut-down Temperature		150	175	200	°C
T_R	Reset Temperature		135			°C
T_{hyst}	Thermal Hysteresis		7	15		°C
T_{SDL}	Status Delay in Overload Conditions	T_j>T_{TSD}			20	µs
I_{lim}	Current limitation	V_{CC}=13V	6	9	15	A
		5.5V < V_{CC} < 36V			15	A
V_{demag}	Turn-off Output Clamp Voltage	I_{OUT}=2A; L= 6mH	V_{CC}-41	V_{CC}-48	V_{CC}-55	V

Note: 1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Table 7. V_{CC} - Output Diode

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_F	Forward on Voltage	-I_{OUT}=1.3A; T_j=150°C			0.6	V

ELECTRICAL CHARACTERISTICS (continued)

Table 8. Status Pin

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{STAT}	Status Low Output Voltage	I_{STAT}= 1.6 mA			0.5	V
I_{LSTAT}	Status Leakage Current	Normal Operation; V_{STAT}= 5V			10	µA
C_{STAT}	Status Pin Input Capacitance	Normal Operation; V_{STAT}= 5V			100	pF
V_{SCL}	Status Clamp Voltage	I_{STAT}= 1mA	6	6.8	8	V
		I_{STAT}= - 1mA		-0.7		V

Table 9. Switching (V_{CC}=13V)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_{d(on)}$	Turn-on Delay Time	R_L=6.5Ω from V_{IN} rising edge to V_{OUT}=1.3V		30		µs
$t_{d(off)}$	Turn-off Delay Time	R_L=6.5Ω from V_{IN} falling edge to V_{OUT}=11.7V		30		µs
$dV/dt_{(on)}$	Turn-on Voltage Slope	R_L=6.5Ω from V_{OUT}=1.3V to V_{OUT}=10.4V		See relative diagram		V/µs
$dV/dt_{(off)}$	Turn-off Voltage Slope	R_L=6.5Ω from V_{OUT}=11.7V to V_{OUT}=1.3V		See relative diagram		V/µs

Table 10. Openload Detection

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_{OL}	Openload ON State Detection Threshold	V_{IN}=5V	50	100	200	mA
$t_{DOL(on)}$	Openload ON State Detection Delay	I_{OUT}=0A			200	µs
V_{OL}	Openload OFF State Voltage Detection Threshold	V_{IN}=0V	1.5	2.5	3.5	V
$t_{DOL(off)}$	Openload Detection Delay at Turn Off				1000	µs

Table 11. Logic Input

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IL}	Input Low Level				1.25	V
I_{IL}	Low Level Input Current	V_{IN} = 1.25V	1			µA
V_{IH}	Input High Level		3.25			V
I_{IH}	High Level Input Current	V_{IN} = 3.25V			10	µA
V_{hyst}	Input Hysteresis Voltage		0.5			V
V_{ICL}	Input Clamp Voltage	I_{IN} = 1mA	6	6.8	8	V
		I_{IN} = -1mA		-0.7		V

Table 12. Truth Table

CONDITIONS	INPUT	OUTPUT	SENSE
Normal Operation	L H	L H	H H
Current Limitation	L H H	L X X	H $(T_j < T_{TSD})$ H $(T_j > T_{TSD})$ L
Overtemperature	L H	L L	H L
Undervoltage	L H	L L	X X
Overvoltage	L H	L L	H H
Output Voltage > V_{OL}	L H	H H	L H
Output Current < I_{OL}	L H	L H	H L

Figure 5. Switching time Waveforms

Table 13. Electrical Transient Requirements On V_CC Pin

ISO T/R 7637/1 Test Pulse	TEST LEVELS				
	I	II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 µs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 µs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure and cannot be returned to proper operation without replacing the device.

Figure 6. Waveforms

NORMAL OPERATION

INPUTn

OUTPUT VOLTAGEn

STATUSn

UNDERVOLTAGE

V_{CC}

$V_{USDhyst}$

$\overline{V}_{USD}$

INPUTn

OUTPUT VOLTAGEn

STATUSn   undefined

OVERVOLTAGE

$V_{CC}<V_{OV}$

V_{CC}

INPUTn

OUTPUT VOLTAGEn

STATUSn

OPEN LOAD with external pull-up

INPUTn

OUTPUT VOLTAGEn $V_{OUT}>V_{OL}$

STATUSn $\overline{V}_{OL}$

OPEN LOAD without external pull-up

INPUTn

OUTPUT VOLTAGEn

STATUSn

OVERTEMPERATURE

T_j T_{TSD} T_R

INPUTn

OUTPUT CURRENTn

STATUSn

Figure 7. Application Schematic

GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

1) $R_{GND} \leq 600mV / I_{S(on)max}$.

2) $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC}<0$: during reverse battery situations) is:

$P_D= (-V_{CC})^2/R_{GND}$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same R_{GND}.

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggest to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor ($R_{GND}=1k\Omega$) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (j600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

LOAD DUMP PROTECTION

D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

.µC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the µC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of µC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of µC I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OHµC}-V_{IH}-V_{GND}) / I_{IHmax}$$

Calculation example:

For V_{CCpeak}= - 100V and $I_{latchup} \geq$ 20mA; $V_{OHµC} \geq$ 4.5V

$5k\Omega \leq R_{prot} \leq 65k\Omega$.

Recommended R_{prot} value is 10kΩ.

OPEN LOAD DETECTION IN OFF STATE

Off state open load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to

supply the microprocessor.

The external resistor has to be selected according to the following requirements:

1) no false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{OlMin}; this results in the following condition
$V_{OUT}=(V_{PU}/(R_L+R_{PU}))R_L<V_{OlMin}$.

2) no misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax}; this results in the following condition $R_{PU}<(V_{PU}–V_{OLmax})/I_{L(off2)}$.

Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.

The values of V_{OLmin}, V_{OLmax} and $I_{L(off2)}$ are available in the Electrical Characteristics section.

Figure 8. Open Load detection in off state

Figure 9. Off State Output Current

IL(off1) (uA)

Off state
Vcc=36V
Vin=Vout=0V

Tc (°C)

Figure 12. High Level Input Current

Iih (uA)

Vin=3.25V

Tc (°C)

Figure 10. Input Clamp Voltage

Vicl (V)

Iin=1mA

Tc (°C)

Figure 13. Status Leakage Current

Ilstat (uA)

Vstat=5V

Tc (°C)

Figure 11. Status Low Output Voltage

Vstat (V)

Istat=1.6mA

Tc (°C)

Figure 14. Status Clamp Voltage

Vscl (V)

Istat=1mA

Tc (°C)

Figure 15. Overvoltage Shutdown

Vov (V)

Figure 18. I_{LIM} Vs T_{case}

Ilim (A)

Vcc=13V

Figure 16. Turn-on Voltage Slope

dVout/dt(on) (V/ms)

Vcc=13V
Rl=6.5Ohm

Figure 19. Turn-off Voltage Slope

dVout/dt(off) (V/ms)

Vcc=13V
Rl=6.5Ohm

Figure 17. On State Resistance Vs T_{case}

Ron (mOhm)

Iout=2A
Vcc=8V; 13V & 36V

Figure 20. On State Resistance Vs V_{CC}

Ron (mOhm)

Tc=150°C

Tc=25°C

Tc= - 40°C

Iout=5A

Figure 21. Input High Level

Vih (V)

Tc (°C)

Figure 24. Input Low Level

Vil (V)

Tc (°C)

Figure 22. Openload On State Detection Threshold

Iol (mA)

Vcc=13V
Vin=5V

Tc (°C)

Figure 25. Openload Off State Detection Threshold

Vol (V)

Vin=0V

Tc (°C)

Figure 23. Input Hysteresis Voltage

Vhyst (V)

Tc (°C)

Figure 26. SO-16L Maximum turn off current versus load inductance

A = Single Pulse at T_{Jstart}=150ºC

B= Repetitive pulse at T_{Jstart}=100ºC

C= Repetitive Pulse at T_{Jstart}=125ºC

Conditions:

V_{CC}=13.5V

Values are generated with R_L=0Ω

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.

SO-16L Thermal Data

Figure 27. SO-16L PC Board

Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area= 41mm x 48mm, PCB thickness=2mm, Cu thickness=35μm, Copper areas: 0.5cm^2, 6cm^2).

Figure 28. $R_{thj-amb}$ Vs PCB copper area in open box free air condition

**Figure 29. SO-16L Thermal Impedance Junction Ambient Single Pulse**

Figure 30. Thermal fitting model of a double channel HSD in SO-16L

Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p / T$

Table 14. Thermal Parameter

Area/island (cm^2)	Footprint	6
R1 (°C/W)	0.05	
R2 (°C/W)	0.3	
R3 (°C/W)	2.2	
R4 (°C/W)	12	
R5 (°C/W)	15	
R6 (°C/W)	37	22
C1 (W.s/°C)	0.001	
C2 (W.s/°C)	5.00E-03	
C3 (W.s/°C)	0.02	
C4 (W.s/°C)	0.3	
C5 (W.s/°C)	1	
C6 (W.s/°C)	3	5

PACKAGE MECHANICAL

Table 15. SO-16L Mechanical Data

Symbol	millimeters		
	Min	Typ	Max
A			2.65
a1	0.1		0.2
a2			2.45
b	0.35		0.49
b1	0.23		0.32
C		0.5	
c1		45° (typ.)	
D	10.1		10.5
E	10.0		10.65
e		1.27	
e3		8.89	
F	7.4		7.6
L	0.5		1.27
M			0.75
S		8° (max.)	

Figure 31. SO-16L Package Dimensions

Figure 32. SO-16L Tube Shipment (No Suffix)

Base Q.ty	50
Bulk Q.ty	1000
Tube length (± 0.5)	532
A	3.5
B	13.8
C (± 0.1)	0.6

All dimensions are in mm.

Figure 33. Tape And Reel Shipment (Suffix "TR")

REEL DIMENSIONS

Base Q.ty	1000
Bulk Q.ty	1000
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	16.4
N (min)	60
T (max)	22.4

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

Tape width	W	16
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	12
Hole Diameter	D (± 0.1/-0)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.05)	7.5
Compartment Depth	K (max)	6.5
Hole Spacing	P1 (± 0.1)	2

REVISION HISTORY

Date	Revision	Description of Changes
Nov. 2004	2	- $R_{DS(on)}$ value correction: 60mΩ instead of 35mΩ.
Feb. 2005	3	- Iol curve changed.