


# 7-Bit Single $I^2C^{TM}$ Digital POT with Volatile Memory in SC70

#### **Features**

- · Potentiometer or Rheostat configuration options
- · 7-bit: Resistor Network Resolution
  - 127 Resistors (128 Steps)
- · Zero Scale to Full Scale Wiper operation
- R<sub>AB</sub> Resistances: 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , or 100 k $\Omega$
- Low Wiper Resistance: 100Ω (typical)
- · Low Tempco:
  - Absolute (Rheostat): 50 ppm typical (0°C to 70°C)
  - Ratiometric (Potentiometer): 10 ppm typical
- Simple I<sup>2</sup>C Protocol with read & write commands
- Brown-out reset protection (1.5V typical)
- · Power-on Default Wiper Setting (Mid-scale)
- · Low-Power Operation:
  - 2.5 µA Static Current (typical)
- · Wide Operating Voltage Range:
  - 2.7V to 5.5V Device Characteristics Specified
  - 1.8V to 5.5V Device Operation

### **Package Types**




- Wide Bandwidth (-3 dB) Operation:
  - 2 MHz (typical) for 5.0 k $\Omega$  device
- Extended temperature range (-40°C to +125°C)
- Very small package (SC70)
- · Lead free (Pb-free) package

#### **Device Features**

	ol ace	eps		Ŋ	Resistance (typica	VDD		
Device	Contro Interfa	# of St	Wiper Configuration	Memor Type	Options (k $\Omega$ )	Wiper (Ω)	Operating Range <sup>(1)</sup>	Package
MCP4017	I <sup>2</sup> C	128	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	75	1.8V to 5.5V	SC70-6
MCP4018	I <sup>2</sup> C	128	Potentiometer	RAM	5.0, 10.0, 50.0, 100.0	75	1.8V to 5.5V	SC70-6
MCP4019	I <sup>2</sup> C	128	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	75	1.8V to 5.5V	SC70-5

Note 1: Analog characteristics only tested from 2.7V to 5.5V

## **Device Block Diagram**



## Comparison of Similar Microchip Devices (1)

		S			Resistance (typical)			ck ogy	
Device	Control Interface	# of Steps	Wiper Configuration	Memory Type	Options (k $\Omega$ )	V <sub>DD</sub> Operating Range <sup>(2)</sup>	HV Interface	WiperLock Technology	Package
MCP4017	I <sup>2</sup> C	128	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	1.8V to 5.5V	No	No	SC70-6
MCP4012	U/D	64	Rheostat	RAM	2.1, 5.0, 10.0, 50.0	1.8V to 5.5V	Yes	No	SOT-23-6
MCP4022	U/D	64	Rheostat	EE	2.1, 5.0, 10.0, 50.0	2.7V to 5.5V	Yes	Yes	SOT-23-6
MCP4132	SPI	129	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	1.8V to 5.5V	Yes	No	PDIP-8,
MCP4142	SPI	129	Rheostat	EE	5.0, 10.0, 50.0, 100.0	2.7V to 5.5V	Yes	Yes	SOIC-8,
MCP4152	SPI	257	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	1.8V to 5.5V	Yes	No	MSOP-8, DFN-8
MCP4162	SPI	257	Rheostat	EE	5.0, 10.0, 50.0, 100.0	2.7V to 5.5V	Yes	Yes	2.110
MCP4532	I <sup>2</sup> C	129	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	1.8V to 5.5V	Yes	No	MSOP-8,
MCP4542	I <sup>2</sup> C	129	Rheostat	EE	5.0, 10.0, 50.0, 100.0	2.7V to 5.5V	Yes	Yes	DFN-8
MCP4552	I <sup>2</sup> C	257	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	1.8V to 5.5V	Yes	No	
MCP4562	I <sup>2</sup> C	257	Rheostat	EE	5.0, 10.0, 50.0, 100.0	2.7V to 5.5V	Yes	Yes	
MCP4018	I <sup>2</sup> C	128	Potentiometer	RAM	5.0, 10.0, 50.0, 100.0	1.8V to 5.5V	No	No	SC70-6
MCP4013	U/D	64	Potentiometer	RAM	2.1, 5.0, 10.0, 50.0	1.8V to 5.5V	Yes	No	SOT-23-6
MCP4023	U/D	64	Potentiometer	EE	2.1, 5.0, 10.0, 50.0	2.7V to 5.5V	Yes	Yes	SOT-23-6
MCP4019	I <sup>2</sup> C	128	Rheostat	RAM	5.0, 10.0, 50.0, 100.0	1.8V to 5.5V	No	No	SC70-5
MCP4014	U/D	64	Rheostat	RAM	2.1, 5.0, 10.0, 50.0	1.8V to 5.5V	Yes	No	SOT-23-5
MCP4024	U/D	64	Rheostat	EE	2.1, 5.0, 10.0, 50.0	2.7V to 5.5V	Yes	Yes	SOT-23-5

**Note 1:** This table is broken into three groups by a thick line (and color coding). The unshaded devices in this table are the devices described in this data sheet, while the shaded devices offer a comparable resistor network configuration.

2: Analog characteristics only tested from 2.7V to 5.5V

## 1.0 ELECTRICAL CHARACTERISTICS

## **Absolute Maximum Ratings †**

Voltage on $V_{DD}$ with respect to $V_{SS}$ 0.6V to +7.0V
Voltage on SCL, and SDA with respect to V <sub>SS</sub>
Voltage on all other pins (A, W, and B)
with respect to $V_{SS}$
Input clamp current, I <sub>IK</sub>
$(V_1 < 0, V_1 > V_{DD}, V_1 > V_{PP} \text{ ON HV pins}) \dots \pm 20 \text{ mA}$
Output clamp current, I <sub>OK</sub>
$(V_O < 0 \text{ or } V_O > V_{DD})$ ±20 mA
Maximum output current sunk by any Output pin
25 mA
Maximum output current sourced by any Output pin
25 mA
Maximum current out of V <sub>SS</sub> pin
Maximum current into V <sub>DD</sub> pin
Package power dissipation ( $T_A = +50^{\circ}C$ , $T_J = +150^{\circ}C$ )
SC70-5302 mW
SC70-6TBD
Storage temperature65°C to +150°C
Ambient temperature with power applied
-40°C to +125°C
ESD protection on all pins≥ 4 kV (HBM)
≥ 400V (MM)
Maximum Junction Temperature (T $_{J}$ )+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## **AC/DC CHARACTERISTICS**

DC Characteristics	S	Operating All parame V <sub>DD</sub> = +2.	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. $V_{\text{DD}}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{\text{DD}}$ = 5.5V, $T_{\text{A}}$ = +25°C.						
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Supply Voltage	$V_{DD}$	2.7	_	5.5	V	Analog Characteristics specified			
		1.8	_	5.5	V	Digital Characteristics specified			
V <sub>DD</sub> Start Voltage to ensure Wiper Reset	$V_{BOR}$	_	_	1.65	V	RAM retention voltage (V <sub>RAM</sub> ) < V <sub>BOR</sub>			
V <sub>DD</sub> Rise Rate to ensure Power-on Reset	$V_{\mathrm{DDRR}}$		(Note 7)		V/ms				
Delay after device exits the reset state (V <sub>DD</sub> > V <sub>BOR</sub> )	T <sub>BORD</sub>	_	10	20	μS				
Supply Current (Note 8)	I <sub>DD</sub>	_	45	80	μA	Serial Interface Active, Write all 0's to Volatile Wiper V <sub>DD</sub> = 5.5V, F <sub>SCL</sub> = 400 kHz			
		_	2.5	5	μA	Serial Interface Inactive, (Stop condition, SCL = SDA = $V_{IH}$ ), Wiper = 0, $V_{DD}$ = 5.5V			

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP4018 device only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **4:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - **5:** This specification by design.
  - **6:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 7: POR/BOR is not rate dependent.
  - 8: Supply current is independent of current through the resistor network

DC Characteristics	s	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \text{ (extended)}$ All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7\text{V to } 5.5\text{V}, 5 \text{ k}\Omega, 10 \text{ k}\Omega, 50 \text{ k}\Omega, 100 \text{ k}\Omega \text{ devices.}$ Typical specifications represent values for $V_{DD} = 5.5\text{V}, T_{A} = +25^{\circ}\text{C}.$							
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Resistance	R <sub>AB</sub>	4.0	5	6.0	kΩ	-502 devices (Note 1)			
(± 20%)		8.0	10	12.0	kΩ	-103 devices (Note 1)			
		40.0	50	60.0	kΩ	-503 devices (Note	e 1)		
		80.0	100	120.0	kΩ	-104 devices (Note	e 1)		
Resolution	N		128		Taps	No Missing Codes			
Step Resistance	R <sub>S</sub>	_	R <sub>AB</sub> / (127)	_	Ω	Note 5			
Wiper Resistance	R <sub>W</sub>	_	100	170	Ω	$V_{DD}$ = 5.5 V, $I_{W}$ = 2.0 mA, code = 00h $V_{DD}$ = 2.7 V, $I_{W}$ = 2.0 mA, code = 00h			
		_	155	325	Ω				
Nominal	ΔR <sub>AB</sub> /ΔT	_	50		ppm/°C	$T_A = -20^{\circ}C \text{ to } +70^{\circ}C$			
Resistance		_	100	_	ppm/°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}$	C		
Tempco		_	150	_	ppm/°C	$T_A = -40^{\circ}C \text{ to } +125^{\circ}$	5°C		
Ratiometeric Tempco	$\Delta V_{WB}/\Delta T$	_	15	_	ppm/°C	Code = Midscale (	3Fh)		
Resistor Terminal Input Voltage Range (Terminals A, B and W)	$V_{A,}V_{W,}V_{B}$	Vss	_	V <sub>DD</sub>	V	Note 4, Note 5			
Maximum current	l <sub>T</sub>	_	_	2.5	mA	Terminal A	I <sub>AW</sub> , W = Full Scale (FS)		
through Terminal		_	_	2.5	mA	Terminal B	I <sub>BW</sub> , W = Zero Scale (ZS)		
(A, W or B) <b>Note 5</b>		_	_	2.5	mA	Terminal W	$I_{AW}$ or $I_{BW}$ , W = FS or ZS		
		_	_	1.38	mA		$I_{AB}$ , $V_{B} = 0V$ , $V_{A} = 5.5V$ , $R_{AB(MIN)} = 4000$		
		_	_	0.688	mA	Terminal A and	$I_{AB}$ , $V_{B} = 0V$ , $V_{A} = 5.5V$ , $R_{AB(MIN)} = 8000$		
		_	_	0.138	mA	Terminal B	$I_{AB}$ , $V_{B} = 0V$ , $V_{A} = 5.5V$ , $R_{AB(MIN)} = 40000$		
		_	_	0.069	mA		$I_{AB}$ , $V_{B} = 0V$ , $V_{A} = 5.5V$ , $R_{AB(MIN)} = 80000$		

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP4018 device only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **4:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 5: This specification by design.
  - **6:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 7: POR/BOR is not rate dependent.
  - 8: Supply current is independent of current through the resistor network

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (extended)							
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, 5 \text{ k}\Omega, 10 \text{ k}\Omega, 50 \text{ k}\Omega, 100 \text{ k}\Omega \text{ devices}.$ Typical specifications represent values for V <sub>DD</sub> = 5.5 V, T <sub>A</sub> = +25 °C.							
Parameters	Sym	Min	Тур	Max	Units		Conditions		
Full Scale Error	V <sub>WFSE</sub>	-3.0	-0.1		LSb	5 kΩ	$2.7V \le V_{DD} \le 5.5V$		
(MCP4018 only)		-2.0	-0.1	ı	LSb	10 kΩ	$2.7V \leq V_{DD} \leq 5.5V$		
(code = 7Fh)		-0.5	-0.1	_	LSb	50 kΩ	$2.7V \le V_{DD} \le 5.5V$		
		-0.5	-0.1	_	LSb	100 kΩ	$2.7V \le V_{DD} \le 5.5V$		
Zero Scale Error	$V_{WZSE}$		+0.1	+3.0	LSb	5 kΩ	$2.7V \le V_{DD} \le 5.5V$		
( <b>MCP4018</b> only) (code = 00h)		_	+0.1	+2.0	LSb	10 kΩ	$2.7V \le V_{DD} \le 5.5V$		
(code – oon)			+0.1	+0.5	LSb	50 kΩ	$2.7V \le V_{DD} \le 5.5V$		
		_	+0.1	+0.5	LSb	100 kΩ	$2.7V \le V_{DD} \le 5.5V$		
Potentiometer Integral Non-linearity	INL	-0.5	±0.25	+0.5	LSb		$I_{DD} \le 5.5V$ <b>18</b> device only <b>(Note 2)</b>		
Potentiometer Differential Non- linearity	DNL	-0.25	±0.125	+0.25	LSb	$2.7V \le V_{DD} \le 5.5V$ MCP4018 device only (Note 2)			
Bandwidth -3 dB	BW		2	_	MHz	5 kΩ	Code = 3Fh		
(See Figure 2-83,			1	_	MHz	10 kΩ	Code = 3Fh		
load = 30 pF)			260	_	kHz	50 kΩ	Code = 3Fh		
		_	100	_	kHz	100 kΩ	Code = 3Fh		

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP4018 device only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **4:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 5: This specification by design.
  - **6:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 7: POR/BOR is not rate dependent.
  - 8: Supply current is independent of current through the resistor network


							Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq T_{A} \leq +125^{\circ}\text{C}$ (extended)						
DC Characteristics	<b>S</b>	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.											
Parameters	Sym	Min	Тур	Max	Units		Conditions						
Rheostat Integral	R-INL	-2.0	±0.5	+2.0	LSb	5 kΩ	5.5V, I <sub>W</sub> = 900 μA						
Non-linearity MCP4018		-5.0 +3.5 +5.0		+5.0	LSb		2.7V, I <sub>W</sub> = 430 μA ( <b>Note 6</b> )						
(Note 3)		See	Section	2.0	LSb		1.8V ( <b>Note 6</b> )						
<b>MCP4017</b> and		-2.0	±0.5	+2.0	LSb	10 kΩ	5.5V, I <sub>W</sub> = 450 μA						
MCP4019 devices		-4.0	+2.5	+4.0	LSb		2.7V, I <sub>W</sub> = 215 μA ( <b>Note 6</b> )						
only (Note 3)		See	Section	2.0	LSb		1.8V ( <b>Note 6</b> )						
		-1.125	±0.5	+1.125	LSb	50 kΩ	5.5V, I <sub>W</sub> = 90 μA						
		-1.5	+1	+1.5	LSb		2.7V, I <sub>W</sub> = 43 μA ( <b>Note 6</b> )						
		See Section 2.0			LSb		1.8V ( <b>Note 6</b> )						
		-0.8	±0.5	+0.8	LSb	100 kΩ	5.5V, I <sub>W</sub> = 45 μA						
		-1.125	+0.25	+1.125	LSb		2.7V, I <sub>W</sub> = 21.5 μA ( <b>Note 6</b> )						
		See Section 2.0			LSb		1.8V ( <b>Note 6</b> )						
Rheostat	R-DNL	-0.5	±0.25	+0.5	LSb	$5~\mathrm{k}\Omega$	5.5V, I <sub>W</sub> = 900 mA						
Differential Non-		-0.75	+0.5	+0.75	LSb		2.7V, I <sub>W</sub> = 430 μA ( <b>Note 6</b> )						
linearity MCP4018		See Section 2.0			LSb		1.8V ( <b>Note 6</b> )						
(Note 3)		-0.5	±0.25	+0.5	LSb	10 kΩ	5.5V, I <sub>W</sub> = 450 μA						
MCP4017 and		-0.75	+0.5	+0.75	LSb		2.7V, I <sub>W</sub> = 215 μA ( <b>Note 6</b> )						
MCP4019 devices only (Note 3)		See	Section	2.0	LSb		1.8V ( <b>Note 6</b> )						
orny (Note o)		-0.375	±0.25	+0.375	LSb	50 kΩ	5.5V, I <sub>W</sub> = 90 μA						
		-0.375	±0.25	+0.375	LSb		2.7V, I <sub>W</sub> = 43 μA ( <b>Note 6</b> )						
		See	Section	2.0	LSb		1.8V ( <b>Note 6</b> )						
		-0.375	±0.25	+0.375	LSb	100 kΩ	5.5V, I <sub>W</sub> = 45 μA						
		-0.375	±0.25	+0.375	LSb		2.7V, I <sub>W</sub> = 21.5 μA ( <b>Note 6</b> )						
		See	Section	2.0	LSb 1.8V ( <b>Note 6</b> )		1.8V ( <b>Note 6</b> )						
Capacitance (P <sub>A</sub> )	$C_AW$	_	75		pF	f = 1 MH	z, Code = Full Scale						
Capacitance (P <sub>w</sub> )	$C_W$	_	120		pF	f =1 MH	z, Code = Full Scale						
Capacitance (P <sub>B</sub> )	$C_{BW}$	_	75	_	pF		z, Code = Full Scale						

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP4018 device only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **4:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 5: This specification by design.
  - **6:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - **7:** POR/BOR is not rate dependent.
  - 8: Supply current is independent of current through the resistor network

DC Characteristics	S	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. $V_{\text{DD}}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{\text{DD}}$ = 5.5V, $T_{\text{A}}$ = +25°C.							
Parameters	Sym		Min Typ Max Units Conditions						
Digital Inputs/Out	-		тур	IVICA	Onits			nations	
Schmitt Trigger High Input Threshold	V <sub>IH</sub>	0.7 V <sub>DD</sub>	_	_	V	$1.8V \le V_{DD} \le 5.5V$			
Schmitt Trigger Low Input Threshold	V <sub>IL</sub>	-0.5		0.3V <sub>DD</sub>	V				
Hysteresis of	$V_{HYS}$	_	0.1V <sub>DD</sub>	_	٧	All input	All inputs except SDA and SCL		
Schmitt Trigger		N.A.		_	V		100 kHz	V <sub>DD</sub> < 2.0V	
Inputs (Note 5)		N.A.		_	V	SDA and	100 KI IZ	$V_{DD} \ge 2.0V$	
		0.1 V <sub>DD</sub>	_	_	V	SCL	400 kHz	V <sub>DD</sub> < 2.0V	
		0.05 V <sub>DD</sub>	_	_	V			$V_{DD} \ge 2.0V$	
Output Low	$V_{OL}$	$V_{SS}$	_	0.2V <sub>DD</sub>	V	$V_{DD} < 2$	0V, I <sub>OL</sub> =	1 mA	
Voltage (SDA)		$V_{SS}$	_	0.4	V	$V_{DD} \ge 2$	.0V, I <sub>OL</sub> = 3	3 mA	
Input Leakage Current	I <sub>IL</sub>	-1	_	1	μA	$V_{IN} = V_{I}$	$_{ m DD}$ and $ m V_{ m IN}$	= V <sub>SS</sub>	
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>	_	10	_	pF	f <sub>C</sub> = 400	) kHz		
RAM (Wiper) Value	9								
Value Range	N	0h	_	7Fh	hex				
Wiper POR/BOR Value	N <sub>POR/BOR</sub>		3Fh		hex				
Power Requireme	nts								
Power Supply Sensitivity (MCP4018 only)	PSS	_	0.0005	0.0035	%/%			'V to 5.5V, /, Code = 3Fh	

- Note 1: Resistance is defined as the resistance between terminal A to terminal B.
  - 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
  - 3: MCP4018 device only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
  - **4:** Resistor terminals A, W and B's polarity with respect to each other is not restricted.
  - 5: This specification by design.
  - **6:** Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
  - 7: POR/BOR is not rate dependent.
  - 8: Supply current is independent of current through the resistor network


## 1.1 I<sup>2</sup>C Mode Timing Waveforms and Requirements



**FIGURE 1-1:** I<sup>2</sup>C Bus Start/Stop Bits Timing Waveforms.

TABLE 1-1: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

I <sup>2</sup> C AC Characteristics			Operating Tempe Operating Voltag	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage $V_{DD}$ range is described in <b>Section 2.0 "Typical Performance Curves"</b>						
Param. No.	Symbol   Characte		ristic	Min	Max	Units	Conditions			
	F <sub>SCL</sub>		Standard Mode	0	100	kHz	C <sub>b</sub> = 400 pF, 1.8V - 5.5V			
			Fast Mode	0	400	kHz	C <sub>b</sub> = 400 pF, 2.7V - 5.5V			
D102	Cb	Bus capacitive	100 kHz mode	_	400	pF				
		loading	400 kHz mode	_	400	pF				
90	Tsu:sta	START condition	100 kHz mode	4700	_	ns	Only relevant for repeated			
		Setup time	400 kHz mode	600	_	ns	START condition			
91	THD:STA	START condition	100 kHz mode	4000	_	ns	After this period the first			
		Hold time	400 kHz mode	600	_	ns	clock pulse is generated			
92	Tsu:sto	STOP condition	100 kHz mode	4000	_	ns				
		Setup time	400 kHz mode	600	_	ns				
93	THD:STO	STOP condition	100 kHz mode	4000	_	ns				
	1									



600

ns

400 kHz mode

FIGURE 1-2: I<sup>2</sup>C Bus Data Timing.

Hold time

TABLE 1-2: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

I <sup>2</sup> C AC Ch	aracterist	ics	Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ (Extended)  Operating Voltage VDD range is described in AC/DC characteristics						
Parame- ter No.	Sym	Characteristic		Min	Max	Units	Conditions		
100	T <sub>HIGH</sub>	Clock high time	100 kHz mode	4000	_	ns	1.8V-5.5V		
			400 kHz mode	600	_	ns	2.7V-5.5V		
101	T <sub>LOW</sub>	Clock low time	100 kHz mode	4700	_	ns	1.8V-5.5V		
			400 kHz mode	1300	_	ns	2.7V-5.5V		
102A <sup>(5)</sup>	T <sub>RSCL</sub>	SCL rise time	100 kHz mode	_	1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF		
102B <sup>(5)</sup>	T <sub>RSDA</sub>	SDA rise time	100 kHz mode	_	1000	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF		
103A <sup>(5)</sup>	T <sub>FSCL</sub>	SCL fall time	100 kHz mode	_	300	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb	40	ns	10 to 400 pF		
103B <sup>(5)</sup>	T <sub>FSDA</sub>	SDA fall time	100 kHz mode	_	300	ns	Cb is specified to be from		
			400 kHz mode	20 + 0.1Cb (4)	300	ns	10 to 400 pF		
106	THD:DAT	Data input hold	100 kHz mode	0	_	ns	1.8V-5.5V, Note 6		
		time	400 kHz mode	0	_	ns	2.7V-5.5V, Note 6		
107	Tsu:dat	Data input	100 kHz mode	250	_	ns	(2)		
		setup time	400 kHz mode	100	_	ns			
109	T <sub>AA</sub>	Output valid	100 kHz mode	_	3450	ns	(1)		
		from clock	400 kHz mode	_	900	ns			
110	T <sub>BUF</sub>	Bus free time	100 kHz mode	4700	_	ns	Time the bus must be free		
			400 kHz mode	1300	_	ns	before a new transmission can start		
	T <sub>SP</sub>	Input filter spike	100 kHz mode	_	50	ns	Philips Spec states N.A.		
		suppression (SDA and SCL)	400 kHz mode	_	50	ns			

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
  - 2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement tsu; DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
    - TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
  - 3: The MCP4018/MCP4019 device must provide a data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to guarantee that the output data will meet the setup and hold specifications for the receiving device.
  - 4: Use Cb in pF for the calculations.
  - 5: Not Tested.
  - **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

## **TEMPERATURE CHARACTERISTICS**


<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD}$ = +1.8V to +5.5V, $V_{SS}$ = GND.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C			
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C			
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C			
Thermal Package Resistances			-					
Thermal Resistance, 5L-SC70 (Note 1)	$\theta_{JA}$	_	331	_	°C/W			
Thermal Resistance, 6L-SC70	$\theta_{\sf JA}$	_	TBD	_	°C/W			

Note 1: Package Power Dissipation (PDIS) is calculated as follows:  $P_{DIS} = (T_J - T_A) / \theta_{JA}$ , where:  $T_J =$  Junction Temperature,  $T_A =$  Ambient Temperature.


NOTES:

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



**FIGURE 2-1:** Interface Active Current  $(I_{DD})$  vs. SCL Frequency  $(f_{SCL})$  and Temperature  $(V_{DD} = 1.8V, 2.7V \text{ and } 5.5V)$ .



**FIGURE 2-2:** Interface Inactive Current  $(I_{SHDN})$  vs. Temperature and  $V_{DD}$ .  $(V_{DD} = 1.8V, 2.7V \text{ and } 5.5V)$ .




FIGURE 2-3: 5.0 kΩ: Pot Mode –  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 5.5V). ( $A = V_{DD}$ ,  $B = V_{SS}$ ).






FIGURE 2-4: 5.0 kΩ: Pot Mode –  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V). ( $A = V_{DD}$ ,  $B = V_{SS}$ )



**FIGURE 2-5:** 5.0 k $\Omega$ : Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V). ( $A = V_{DD}$ ,  $B = V_{SS}$ )



**FIGURE 2-6:** 5.0 kΩ: Rheo Mode –  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 5.5V).( $I_W$  = 1.4mA, B =  $V_{SS}$ )




FIGURE 2-7: 5.0 kΩ: Rheo Mode –  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V).( $I_W$  = 450uA, B =  $V_{SS}$ )







FIGURE 2-8: 5.0 kΩ: Rheo Mode –  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V). ( $I_W$  = TBD,  $B = V_{SS}$ )




**FIGURE 2-9:** 5.0 k $\Omega$ : Full Scale Error (FSE) vs. Temperature ( $V_{DD}$  = 5.5V, 2.7V, 1.8V).




**FIGURE 2-10:** 5.0 k $\Omega$ : Zero Scale Error (ZSE) vs. Temperature ( $V_{DD} = 5.5V$ , 2.7V, 1.8V).




**FIGURE 2-11:** 5.0 k $\Omega$ : Nominal Resistance ( $\Omega$ ) vs. Temperature and  $V_{DD}$ .




**FIGURE 2-12:** 5.0 k $\Omega$  :  $R_{BW}$  Tempco  $\Delta R_{WB}$  /  $\Delta T$  vs. Code.




**FIGURE 2-13:** 5.0  $k\Omega$ : Power-Up Wiper Response Time.




**FIGURE 2-14:** 5.0 k $\Omega$ : Digital Feedthrough (SCL signal coupling to Wiper pin).




**FIGURE 2-15:** 5.0 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =5.5V).




**FIGURE 2-16:** 5.0 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =2.7V).




**FIGURE 2-17:** 5.0 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =1.8V).




**FIGURE 2-18:** 5.0 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =5.5V).




**FIGURE 2-19:** 5.0 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =2.7V).




**FIGURE 2-20:** 5.0 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =1.8V).




**FIGURE 2-21:** 10 k $\Omega$  Pot Mode :  $R_W$  ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 5.5V). ( $A = V_{DD}$ ,  $B = V_{SS}$ )




**FIGURE 2-22:** 10 k $\Omega$  Pot Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V). ( $A = V_{DD}$ ,  $B = V_{SS}$ )




**FIGURE 2-23:** 10  $k\Omega$  Pot Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V). ( $A = V_{DD}$ ,  $B = V_{SS}$ )




**FIGURE 2-24:** 10 k $\Omega$  Rheo Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 5.5V).( $I_W$  = 450uA, B =  $V_{SS}$ )




**FIGURE 2-25:** 10 kΩ Rheo Mode :  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V).( $I_W$  = 210uA, B =  $V_{SS}$ )




**FIGURE 2-26:** 10 k $\Omega$  Rheo Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V). ( $I_W$  = TBD,  $B = V_{SS}$ )




**FIGURE 2-27:** 10 k $\Omega$ : Full Scale Error (FSE) vs. Temperature ( $V_{DD}$  = 5.5V, 2.7V, 1.8V).




**FIGURE 2-28:** 10 k $\Omega$ : Zero Scale Error (ZSE) vs. Temperature ( $V_{DD} = 5.5V$ , 2.7V, 1.8V).




**FIGURE 2-29:** 10  $k\Omega$ : Nominal Resistance  $(\Omega)$  vs. Temperature and  $V_{DD}$ .




**FIGURE 2-30:** 10  $k\Omega$  :  $R_{BW}$  Tempco  $\Delta R_{WB}$  /  $\Delta T$  vs. Code.




**FIGURE 2-31:** 10 k $\Omega$ : Power-Up Wiper Response Time.




**FIGURE 2-32:** 10 k $\Omega$ : Digital Feedthrough (SCL signal coupling to Wiper pin).




**FIGURE 2-33:** 10 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =5.5V).




**FIGURE 2-34:** 10 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =2.7V).




**FIGURE 2-35:** 10 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time (V<sub>DD</sub>=1.8V).




**FIGURE 2-36:** 10 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =5.5V).




**FIGURE 2-37:** 10 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =2.7V).




**FIGURE 2-38:** 10 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =1.8V).




**FIGURE 2-39:** 50  $k\Omega$  Pot Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-40:** 50  $k\Omega$  Pot Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V).




**FIGURE 2-41:** 50 k $\Omega$  Pot Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V).




**FIGURE 2-42:** 50  $k\Omega$  Rheo Mode :  $R_W$  ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 5.5V).( $I_W$  = 90uA, B =  $V_{SS}$ )




**FIGURE 2-43:** 50  $k\Omega$  Rheo Mode :  $R_W$  ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V).( $I_W$  = 45UA, UB =  $U_{SS}$ )




**FIGURE 2-44:** 50  $k\Omega$  Rheo Mode :  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V). ( $I_W$  = TBD, B =  $V_{SS}$ )




**FIGURE 2-45:** 50 k $\Omega$ : Full Scale Error (FSE) vs. Temperature ( $V_{DD}$  = 5.5V, 2.7V, 1.8V).




**FIGURE 2-46:** 50 k $\Omega$ : Zero Scale Error (ZSE) vs. Temperature ( $V_{DD} = 5.5V$ , 2.7V, 1.8V).




**FIGURE 2-47:** 50 k $\Omega$ : Nominal Resistance  $(\Omega)$  vs. Temperature and  $V_{DD}$ .




**FIGURE 2-48:** 50  $k\Omega$  :  $R_{BW}$  Tempco  $\Delta R_{WB}$  /  $\Delta T$  vs. Code.




**FIGURE 2-49:** 50 k $\Omega$ : Power-Up Wiper Response Time.




**FIGURE 2-50:** 50 k $\Omega$ : Digital Feedthrough (SCL signal coupling to Wiper pin).




**FIGURE 2-51:** 50 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =5.5V).




**FIGURE 2-52:** 50 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =2.7V).




**FIGURE 2-53:** 50 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$ =1.8V).




**FIGURE 2-54:** 50 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =5.5V).




**FIGURE 2-55:** 50 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time (V<sub>DD</sub>=2.7V).




**FIGURE 2-56:** 50 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$ =1.8V).




**FIGURE 2-57:** 100 k $\Omega$  Pot Mode :  $R_W$  ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 5.5V).




**FIGURE 2-58:** 100 kΩ Pot Mode :  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V).




**FIGURE 2-59:** 100  $k\Omega$  Pot Mode :  $R_W$  ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V).




**FIGURE 2-60:** 100 kΩ Rheo Mode :  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 5.5V). ( $I_W$  = 45uA, B =  $V_{SS}$ )




**FIGURE 2-61:** 100 kΩ Rheo Mode :  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 2.7V). ( $I_W$  = 21uA, B =  $V_{SS}$ )




**FIGURE 2-62:** 100 kΩ Rheo Mode :  $R_W$  (Ω), INL (LSb), DNL (LSb) vs. Wiper Setting and Temperature ( $V_{DD}$  = 1.8V). ( $I_W$  = TBD, B =  $V_{SS}$ )




**FIGURE 2-63:** 100 k $\Omega$ : Full Scale Error (FSE) vs. Temperature ( $V_{DD}$  = 5.5V, 2.7V, 1.8V).




**FIGURE 2-64:** 100 k $\Omega$ : Zero Scale Error (ZSE) vs. Temperature ( $V_{DD} = 5.5V$ , 2.7V, 1.8V).




**FIGURE 2-65:** 100  $k\Omega$  : Nominal Resistance ( $\Omega$ ) vs. Temperature and  $V_{DD}$ .




**FIGURE 2-66:** 100 kΩ :  $R_{BW}$  Tempco  $\Delta R_{WB}$  /  $\Delta T$  vs. Code.




**FIGURE 2-67:** 100  $k\Omega$ : Power-Up Wiper Response Time.




**FIGURE 2-68:** 100 k $\Omega$ : Digital Feedthrough (SCL signal coupling to Wiper pin).




**FIGURE 2-69:** 100 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$  = 5.5V).




**FIGURE 2-70:** 100 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD} = 2.7V$ ).




**FIGURE 2-71:** 100 k $\Omega$ : Write Wiper (40h  $\rightarrow$  3Fh) Settling Time ( $V_{DD}$  = 1.8V).




**FIGURE 2-72:** 100 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD} = 5.5V$ ).




**FIGURE 2-73:** 100 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD}$  = 2.7V).




**FIGURE 2-74:** 100 k $\Omega$ : Write Wiper (FFh  $\rightarrow$  00h) Settling Time ( $V_{DD} = 1.8V$ ).




**FIGURE 2-75:**  $V_{IH}$  (SCL, SDA) vs.  $V_{DD}$  and Temperature.




**FIGURE 2-76:**  $V_{IL}$  (SCL, SDA) vs.  $V_{DD}$  and Temperature.




**FIGURE 2-77:**  $V_{OL}$  (SDA) vs.  $V_{DD}$  and Temperature.




**FIGURE 2-78:** POR/BOR Trip point vs.  $V_{DD}$  and Temperature.




**FIGURE 2-79:** 5  $k\Omega$  – Gain vs. Frequency (-3dB).



**FIGURE 2-80:** 10  $k\Omega$  – Gain vs. Frequency (-3dB).



**FIGURE 2-81:** 50  $k\Omega$  – Gain vs. Frequency (-3dB).



**FIGURE 2-82:**  $100 \text{ k}\Omega$  – Gain vs. Frequency (-3dB).

## 2.1 Test Circuits




FIGURE 2-83: Gain vs. Frequency Test (-3dB).

NOTES:

## 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1. Additional descriptions of the device pins follow.

TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP4017/18/19

Pin		Pin Number	•	Pin	Buffer		
Name	MCP4017 (SC70-6)	MCP4018 (SC70-6)	MCP4019 (SC70-5)	Туре	Туре	Function	
V <sub>DD</sub>	1	1	1	Р	_	Positive Power Supply Input	
$V_{SS}$	2	2	2	Р	_	Ground	
SCL	3	3	3	I/O	ST (OD)	I <sup>2</sup> C Serial Clock pin	
SDA	4	4	4	I/O	ST (OD)	I <sup>2</sup> C Serial Data pin	
В	5	_	_	I/O	Α	Potentiometer Terminal B	
W	6	5	5	I/O	Α	Potentiometer Wiper Terminal	
Α	_	6	_	I/O	Α	Potentiometer Terminal A	

**Legend:** A = Analog input

I = Input

ST (OD) = Schmitt Trigger with Open Drain

O = Output

I/O = Input/Output

P = Power

## 3.1 Positive Power Supply Input (V<sub>DD</sub>)

The  $V_{DD}$  pin is the device's positive power supply input. The input power supply is relative to  $V_{SS}$  and can range from 1.8V to 5.5V. A de-coupling capacitor on  $V_{DD}$  (to  $V_{SS}$ ) is recommended to achieve maximum performance.

While the device's voltage is in the range of  $1.8V \le V_{DD} < 2.7V$ , the Resistor Network's electrical performance of the device may not meet the data sheet specifications.

### 3.2 Ground (V<sub>SS</sub>)

The V<sub>SS</sub> pin is the device ground reference.

## 3.3 I<sup>2</sup>C Serial Clock (SCL)

The SCL pin is the serial clock pin of the I<sup>2</sup>C interface. The MCP401X acts only as a slave and the SCL pin accepts only external serial clocks. The SCL pin is an open-drain output. Refer to **Section 5.0** "**Serial Interface - I<sup>2</sup>C Module**" for more details of I<sup>2</sup>C Serial Interface communication.

## 3.4 I<sup>2</sup>C Serial Data (SDA)

The SDA pin is the serial data pin of the I<sup>2</sup>C interface. The SDA pin has a Schmitt trigger input and an open-drain output. Refer to **Section 5.0** "**Serial Interface - I<sup>2</sup>C Module**" for more details of I<sup>2</sup>C Serial Interface communication.

### 3.5 Potentiometer Terminal B

The terminal B pin (available on some devices) is connected to the internal potentiometer's terminal B.

The potentiometer's terminal B is the fixed connection to the Zero Scale (0x00 tap) wiper value of the digital potentiometer.

The terminal B pin is available on the MCP4017 device. The terminal B pin does not have a polarity relative to the terminal W pin. The terminal B pin can support both positive and negative current. The voltage on terminal B must be between  $\rm V_{SS}$  and  $\rm V_{DD}$ .

The terminal B pin is not available on the MCP4018 and MCP4019 devices. For these devices, the potentiometer's terminal B is internally connected to  $V_{\rm SS}$ .

### 3.6 Potentiometer Wiper (W) Terminal

The terminal W pin is connected to the internal potentiometer's terminal W (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The terminal W pin does not have a polarity relative to terminals A or B pins. The terminal

W pin can support both positive and negative current. The voltage on terminal W must be between  $V_{SS}$  and  $V_{DD}$ .

#### 3.7 Potentiometer Terminal A

The terminal A pin (available on some devices) is connected to the internal potentiometer's terminal A.

The potentiometer's terminal A is the fixed connection to the Full Scale (0x7F tap) wiper value of the digital potentiometer.

The terminal A pin is available on the MCP4018 devices. The terminal A pin does not have a polarity relative to the terminal W pin. The terminal A pin can support both positive and negative current. The voltage on Terminal A must be between  $V_{\rm SS}$  and  $V_{\rm DD}$ .

The terminal A pin is not available on the MCP4017 and MCP4019 devices. For these devices, the potentiometer's terminal A is internally floating.

### 4.0 GENERAL OVERVIEW

The MCP4017/18/19 devices are general purpose digital potentiometers intended to be used in applications where a programmable resistance with moderate bandwidth is desired.

This Data Sheet covers a family of three Digital Potentiometer and Rheostat devices. The MCP4018 device is the Potentiometer configuration, while the MCP4017 and MCP4019 devices are the Rheostat configuration.

Applications generally suited for the MCP401X devices include:

- · Set point or offset trimming
- · Sensor calibration
- · Selectable gain and offset amplifier designs
- · Cost-sensitive mechanical trim pot replacement

As the **Device Block Diagram** shows, there are four main functional blocks. These are:

- POR/BOR Operation
- Serial Interface I<sup>2</sup>C Module
- Resistor Network

The POR/BOR operation and the Memory Map are discussed in this section and the I<sup>2</sup>C and Resistor Network operation are described in their own sections. The **Serial Commands** commands are discussed in **Section 5.4**.

### 4.1 POR/BOR Operation

The Power-on Reset is the case where the device is having power applied to it from  $V_{SS}$ . The Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range.

The devices RAM retention voltage ( $V_{RAM}$ ) is lower than the POR/BOR voltage trip point ( $V_{POR}/V_{BOR}$ ). The maximum  $V_{POR}/V_{BOR}$  voltage is less then 1.8V.

When  $V_{POR}/V_{BOR} < V_{DD} < 2.7V$ , the Resistor Network's electrical performance may not meet the data sheet specifications. In this region, the device is capable of reading and writing to its volatile memory if the proper serial command is executed.

Table 4-1 shows the digital pot's level of functionality across the entire  $V_{DD}$  range, while Figure 4-1 illustrates the Power-up and Brown-out functionality.

### 4.1.1 POWER-ON RESET

When the device powers up, the device  $V_{DD}$  will cross the  $V_{POR}/V_{BOR}$  voltage. Once the  $V_{DD}$  voltage crosses the  $V_{POR}/V_{BOR}$  voltage, the following happens:

- Volatile wiper register is loaded with the default wiper value (3Fh)
- · The device is capable of digital operation

#### 4.1.2 BROWN-OUT RESET

When the device powers down, the device  $V_{DD}$  will cross the  $V_{POR}/V_{BOR}$  voltage. Once the  $V_{DD}$  voltage decreases below the  $V_{POR}/V_{BOR}$  voltage the following happens:

Serial Interface is disabled

If the  $V_{DD}$  voltage decreases below the  $V_{RAM}$  voltage the following happens:

· Volatile wiper registers may become corrupted

As the voltage recovers above the  $V_{POR}/V_{BOR}$  voltage see Section 4.1.1 "Power-on Reset".

Serial commands not completed due to a Brown-out condition may cause the memory location to become corrupted.

#### 4.1.3 WIPER REGISTER (RAM)

The Wiper Register is volatile memory that starts functioning at the RAM retention voltage ( $V_{RAM}$ ). The Wiper Register will be loaded with the default wiper value when  $V_{DD}$  will rise above the  $V_{POR}/V_{BOR}$  voltage.

#### 4.1.4 DEVICE CURRENTS

The current of the device can be classified into two modes of the device operation. These are:

- · Serial Interface Inactive (Static Operation)
- · Serial Interface Active

Static Operation occurs when a Stop condition is received. Static Operation is exited when a Start condition is received.

TABLE 4-1: DEVICE FUNCTIONALITY AT EACH V<sub>DD</sub> REGION (NOTE 1)

V <sub>DD</sub> Level	Serial Interface	Potentiometer Terminals	Wiper Setting	Comment
$V_{\rm DD} < V_{\rm BOR} < 1.8V$	Ignored	"unknown"	Unknown	
$V_{BOR} \le V_{DD} < 1.8V$	"Unknown"	Operational with reduced electrical specs	Wiper Register loaded with POR/BOR value	
1.8V ≤ V <sub>DD</sub> < 2.7V	Accepted	Operational with reduced electrical specs	Wiper Register determines Wiper Setting	Electrical performance may not meet the data sheet specifications.
$2.7 \text{V} \leq \text{V}_{DD} \leq 5.5 \text{V}$	Accepted	Operational	Wiper Register determines Wiper Setting	Meets the data sheet specifications

**Note 1:** For system voltages below the minimum operating voltage, the customer will be recommended to use a voltage supervisor to hold the system in reset. This will ensure that MCP4017/18/19 commands are not attempted out of the operating range of the device.




FIGURE 4-1: Power-up and Brown-out.

## 5.0 SERIAL INTERFACE - I<sup>2</sup>C MODULE

A 2-wire I<sup>2</sup>C serial protocol is used to write or read the digital potentiometer's wiper register. The I<sup>2</sup>C protocol utilizes the SCL input pin and SDA input/output pin.


The I<sup>2</sup>C serial interface supports the following features.

- · Slave mode of operation
- · 7-bit addressing
- · The following clock rate modes are supported:
  - Standard mode, bit rates up to 100 kb/s
  - Fast mode, bit rates up to 400 kb/s
- · Support Multi-Master Applications

The serial clock is generated by the Master.

The I<sup>2</sup>C Module is compatible with the Phillips I<sup>2</sup>C specification. Phillips only defines the field types, field lengths, timings, etc. of a frame. The frame *content* defines the behavior of the device. The frame content for the MCP4017, MCP4018, and MCP4019 devices are defined in this section of the Data Sheet.

Figure 5-1 shows a typical I<sup>2</sup>C bus configurations.



**FIGURE 5-1:** Typical Application I<sup>2</sup>C Bus Configurations.

Refer to **Section 2.0 "Typical Performance Curves"**, AC/DC Electrical Characteristics table for detailed input threshold and timing specifications.

### 5.1 I<sup>2</sup>C I/O Considerations

 $I^2C$  specifications require active low, passive high functionality on devices interfacing to the bus. Since devices may be operating on separate power supply sources, ESD clamping diodes are not permitted. The specification recommends using open drain transistors tied to  $V_{\rm SS}$  (common) with a pull-up resistor. The specification makes some general recommendations on the size of this pull-up, but does not specify the exact value since bus speeds and bus capacitance impacts the pull-up value for optimum system performance.

Common pull-up values range from 1  $k\Omega$  to a max of ~10  $k\Omega$ . Power sensitive applications tend to choose higher values to minimize current losses during communication but these applications also typically utilize lower  $V_{DD}$ .

The SDA and SCL float (are not driving) when the device is powered down.

A "glitch" filter is on the SCL and SDA pins when the pin is an input. When these pins are an output, there is a slew rate control of the pin that is independent of device frequency.

#### 5.1.1 SLOPE CONTROL

The device implements slope control on the SDA output. The slope control is defined by the fast mode specifications.

For Fast (FS) mode, the device has spike suppression and Schmidt trigger inputs on the SDA and SCL pins.

### 5.2 I<sup>2</sup>C Bit Definitions

I<sup>2</sup>C bit definitions include:

- Start Bit
- Data Bit
- · Acknowledge (A) Bit
- · Repeated Start Bit
- Stop Bit
- Clock Stretching

Figure 5-8 shows the waveform for these states.

### 5.2.1 START BIT

The Start bit (see Figure 5-2) indicates the beginning of a data transfer sequence. The Start bit is defined as the SDA signal falling when the SCL signal is "High".




FIGURE 5-2: Start Bit.

#### 5.2.2 DATA BIT

The SDA signal may change state while the SCL signal is Low. While the SCL signal is High, the SDA signal MUST be stable (see Figure 5-3).




FIGURE 5-3: Data Bit.

### 5.2.3 ACKNOWLEDGE (A) BIT

The A bit (see Figure 5-4) is a response from the Slave device to the Master device. Depending on the context of the transfer sequence, the A bit may indicate different things. Typically the Slave device will supply an A response after the Start bit and 8 "data" bits have been received. The A bit will have the SDA signal low.




FIGURE 5-4: Acknowledge Waveform.

If the Slave Address is not valid, the Slave Device will issue a Not A  $(\overline{A})$ . The  $\overline{A}$  bit will have the SDA signal high.

If an error condition occurs (such as an  $\overline{A}$  instead of A) then an START bit must be issued to reset the command state machine.

TABLE 5-1: MCP4017/18/19 A / A RESPONSES

Event	Acknowledge Bit Response	Comment
General Call	Ā	
Slave Address valid	А	
Slave Address not valid	Ā	
Bus Collision	N.A.	I <sup>2</sup> C Module Resets, or a "Don't Care" if the collision occurs on the Masters "Start bit".

### 5.2.4 REPEATED START BIT

The Repeated Start bit (see Figure 5-5) indicates the current Master Device wishes to continue communicating with the current Slave Device without releasing the I<sup>2</sup>C bus. The Repeated Start condition is the same as the Start condition, except that the Repeated Start bit follows a Start bit (with the Data bits + A bit) and not a Stop bit.

The Start bit is the beginning of a data transfer sequence and is defined as the SDA signal falling when the SCL signal is "High".

## **Note 1:** A bus collision during the Repeated Start condition occurs if:

- SDA is sampled low when SCL goes from low to high.
- SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".




FIGURE 5-5:


Repeat Start Condition

Waveform.

#### 5.2.5 STOP BIT

The Stop bit (see Figure 5-6) Indicates the end of the I<sup>2</sup>C Data Transfer Sequence. The Stop bit is defined as the SDA signal rising when the SCL signal is "High".

A Stop bit resets the I<sup>2</sup>C interface of the other devices.



**FIGURE 5-6:** Stop Condition Receive or Transmit Mode.

### 5.2.6 CLOCK STRETCHING

"Clock Stretching" is something that the Secondary Device can do, to allow additional time to "respond" to the "data" that has been received.

The MCP4017/18/19 will not strech the clock signal (SCL) since memory read accesses occur fast enough.

#### 5.2.7 ABORTING A TRANSMISSION

If any part of the I<sup>2</sup>C transmission does not meet the command format, it is aborted. This can be intentionally accomplished with a START or STOP condition. This is done so that noisy transmissions (usually an extra START or STOP condition) are aborted before they corrupt the device.

## 5.2.8 IGNORING AN I<sup>2</sup>C TRANSMISSION AND "FALLING OFF" THE BUS

The MCP4017/18/19 expects to receive entire, valid  $I^2C$  commands and will assume any command not defined as a valid command is due to a bus corruption and will enter a passive high condition on the SDA signal. All signals will be ignored until the next valid START condition and CONTROL BYTE are received.




FIGURE 5-7: Typical 16-bit I<sup>2</sup>C Waveform Format.





FIGURE 5-8: I<sup>2</sup>C Data States and Bit Sequence.

## 5.2.9 I<sup>2</sup>C COMMAND PROTOCOL

The MCP4017/18/19 is a slave I<sup>2</sup>C device which supports 7-bit slave addressing. The slave address contains seven fixed bits. Figure 5-9 shows the control byte format.

### 5.2.9.1 Control Byte (Slave Address)

The Control Byte is always preceded by a START condition. The Control Byte contains the slave address consisting of seven fixed bits and the R/ $\overline{W}$  bit. Figure 5-9 shows the control byte format and Table 5-2 shows the  $I^2C$  address for the devices.



**FIGURE 5-9:** Slave Address Bits in the  $l^2$ C Control Byte.

### TABLE 5-2: DEVICE I<sup>2</sup>C ADDRESS

Device	I <sup>2</sup> C Address	Comment
MCP4017	'0101111'	
MCP4018	'0101111'	
MCP4019	'0101111'	

#### 5.2.9.2 Hardware Address Pins

The MCP4017/MCP4018/MCP4019 does not support hardware address bits.

#### 5.2.10 GENERAL CALL

The General Call is a method that the Master device can communicate with all other Slave devices.

The MCP4017/18/19 devices do not respond to General Call address and commands, and therefore the communications are Not Acknowledged.




FIGURE 5-10: General Call Formats.

### 5.3 Software Reset Sequence

**Note:** This technique should be supported by any I<sup>2</sup>C compliant device. The 24xxxx I<sup>2</sup>C Serial EEPROM devices support this technique, which is documented in AN1028.

At times it may become necessary to perform a Software Reset Sequence to ensure the MCP4017/18/19 device is in a correct and known I<sup>2</sup>C Interface state. This only resets the I<sup>2</sup>C state machine.

This is useful if the MCP4017/18/19 device powers up in an incorrect state (due to excessive bus noise, etc), or if the Master Device is reset during communication. Figure 5-11 shows the communication sequence to software reset the device.




FIGURE 5-11: Software Reset Sequence Format.

The 1st Start bit will cause the device to reset from a state in which it is expecting to receive data from the Master Device.In this mode, the device is monitoring the data bus in Receive mode and can detect the Start bit forces an internal Reset.

The nine bits of '1' are used to force a Reset of those devices that could not be reset by the previous Start bit. This occurs only if the MCP4017/18/19 is driving an A on the I²C bus, or is in output mode (from a Read command) and is driving a data bit of '0' onto the I²C bus. In both of these cases, the previous Start bit could not be generated due to the MCP4017/18/19 holding the bus low. By sending out nine '1' bits, it is ensured that the device will see a  $\overline{A}$  (the Master Device does not drive the I²C bus low to acknowledge the data sent by the MCP4017/18/19), which also forces the MCP4017/18/19 to reset.

The 2nd Start bit is sent to address the rare possibility of an erroneous write. This could occur if the Master Device was reset while sending a Write command to the MCP4017/18/19, AND then as the Master Device returns to normal operation and issues a Start condition while the MCP4017/18/19 is issuing an A. In this case if the 2nd Start bit is not sent (and the Stop bit was sent) the MCP4017/18/19 could initiate a write cycle.

Note: The potential for this erroneous write ONLY occurs if the Master Device is reset while sending a Write command to the MCP4017/18/19.

The Stop bit terminates the current I<sup>2</sup>C bus activity. The MCP4017/18/19 wait to detect the next Start condition.

This sequence does not effect any other I<sup>2</sup>C devices which may be on the bus, as they should disregard this as an invalid command.

#### 5.4 Serial Commands

The MCP4017/18/19 devices support 2 serial commands. These commands are:

- Write Operation
- Read Operations

#### 5.4.1 WRITE OPERATION

The write operation requires the START condition, Control Byte, Acknowledge, Data Byte, Acknowledge and STOP (or RESTART) condition. The Control (Slave Address) Byte requires the  $R/\overline{W}$  bit equal to a logic zero ( $R/\overline{W}$  = "0") to generate a write sequence. The MCP4017/18/19 is responsible for generating the Acknowledge (A) bits.

Data is written to the MCP4017/18/19 after every byte transfer (during the A bit). If a STOP or RESTART condition is generated during a data transfer (before the A bit), the data will not be written to MCP4017/18/19.

Data bytes may be written after each Acknowledge. The command is terminated once a Stop (P) condition occurs. Refer to Figure 5-12 for the write sequence. For a single byte write, the master sends a STOP or RESTART condition after the 1st data byte is sent.

The MSb of each Data Byte is a don't care, since the wiper register is only 7-bits wide.

Figure 5-14 shows the I<sup>2</sup>C communication behavior of the Master Device and the MCP4017/18/19 device and the resultant I<sup>2</sup>C bus values.

#### 5.4.2 READ OPERATIONS

The read operation requires the START condition, Control Byte, Acknowledge, Data Byte, the master generating the  $\overline{A}$  and STOP condition. The Control Byte requires the R/ $\overline{W}$  bit equal to a logic one (R/ $\overline{W}$  = 1) to generate a read sequence. The MCP4017/18/19 will A the Slave Address Byte and  $\overline{A}$  all the Data Bytes. The I<sup>2</sup>C Master will  $\overline{A}$  the Slave Address Byte and the last Data Byte. If there are multiple Data Bytes, the I<sup>2</sup>C Master will  $\overline{A}$  all Data Bytes except the last Data Byte (which it will  $\overline{A}$ ).

The MCP4017/18/19 maintains control of the SDA signal until all data bits have been clocked out.

The command is terminated once a Stop (P) condition occurs. Refer to Figure 5-13 for the read command sequence. For a single read, the master sends a STOP or RESTART condition after the 1st data byte (and A bit) is sent from the slave.

Figure 5-14 shows the I<sup>2</sup>C communication behavior of the Master Device and the MCP4017/18/19 device and the resultant I<sup>2</sup>C bus values.





FIGURE 5-12: I<sup>2</sup>C Write Command Format.



**FIGURE 5-13:** I<sup>2</sup>C Read Command Format.




FIGURE 5-14: I<sup>2</sup>C Communication Behavior.

### 6.0 RESISTOR NETWORK

The Resistor Network is made up of two parts. These are:

- · Resistor Ladder
- Wiper

Figure 6-1 shows a block diagram for the resistive network.

Digital potentiometer applications can be divided into two resistor network categories:

- · Rheostat configuration
- · Potentiometer (or voltage divider) configuration

The MCP4017 is a true rheostat, with terminal B and the wiper (W) of the variable resistor available on pins.

The MCP4018 device offers a voltage divider (potentiometer) with terminal B internally connected to ground.

The MCP4019 device is a Rheostat device with terminal A of the resistor floating, terminal B internally connected to ground, and the wiper (W) available on pin.

#### 6.1 Resistor Ladder Module


The resistor ladder is a series of equal value resistors  $(R_S)$  with a connection point (tap) between the two resistors. The total number of resistors in the series (ladder) determines the  $R_{AB}$  resistance (see Figure 6-1). The end points of the resistor ladder are connected to the device Terminal A and Terminal B pins. The  $R_{AB}$  (and  $R_S$ ) resistance has small variations over voltage and temperature.

The Resistor Network has 127 resistors in a string between terminal A and terminal B. This gives 7-bits of resolution.

The wiper can be set to tap onto any of these 127 resistors thus providing 128 possible settings (including terminal A and terminal B). This allows zero scale to full scale connections.

A wiper setting of 00h connects the Terminal W (wiper) to Terminal B (Zero Scale). A wiper setting of 3Fh is the Mid scale setting. A wiper setting of 7Fh connects the Terminal W (wiper) to Terminal A (Full Scale). Table 6-1 illustrates the full wiper setting map.

Terminal A and B as well as the wiper W do not have a polarity. These terminals can support both positive and negative current.



Note 1: The wiper resistance is tap dependent. That is, each tap selection resistance has a small variation. This variation has more effect on devices with smaller  $R_{AB}$  resistance (5.0  $k\Omega$ ).

FIGURE 6-1: Resistor Network Block Diagram.

TABLE 6-1: WIPER SETTING MAP

Wiper Setting	Properties
07Fh	Full Scale (W = A)
07Eh - 040h	W = N
03Fh	W = N (Mid Scale)
03Eh - 001h	W = N
000h	Zero Scale (W = B)

Step resistance ( $R_S$ ) is the resistance from one tap setting to the next. This value will be dependent on the  $R_{AB}$  value that has been selected. Equation 6-1 shows the calculation for the step resistance while Table 6-2 shows the typical step resistances for each device.

**EQUATION 6-1:** R<sub>S</sub> CALCULATION

$$R_S = \frac{R_{AB}}{127}$$

Equation 6-2 illustrates the calculation used to determine the resistance between the wiper and terminal B.

**EQUATION 6-2:** R<sub>WB</sub> CALCULATION

$$R_{WB} = \frac{R_{AB}N}{127} + R_W$$

N = 0 to 127 (decimal)

The digital potentiometer is available in four nominal resistances (R<sub>AB</sub>) where the nominal resistance is defined as the resistance between terminal A and terminal B. The four nominal resistances are  $5~k\Omega$ ,  $10~k\Omega$ ,  $50~k\Omega$ , and  $100~k\Omega$ .

The total resistance of the device has minimal variation due to operating voltage (see Figure 2-11, Figure 2-29, Figure 2-47, or Figure 2-65).

TABLE 6-2: STEP RESISTANCES

	R	Resistance (Ω)				
Part Number	Case	Total (R <sub>AB</sub> )	Step (R <sub>S</sub> )			
	Min.	4000	31.496			
MCP4017/18/19-502E	Typical	5000	39.370			
	Max.	6000	47.244			
	Min.	8000	62.992			
MCP4017/18/19-103E	Typical	10000	78.740			
	Max.	12000	94.488			
	Min.	40000	314.961			
MCP4017/18/19-503E	Typical	50000	393.701			
	Max.	60000	472.441			
	Min.	80000	629.921			
MCP4017/18/19-104E	Typical	100000	787.402			
	Max.	120000	944.882			

A POR/BOR event will load the Volatile Wiper register value with the default value. Table 6-3 shows the default values offered.

TABLE 6-3: DEFAULT FACTORY SETTINGS SELECTION

Resistance	Typical	Default PO	R Wiper
Code	R <sub>AB</sub> Value	Setting	Code (1)
-502	5.0 kΩ	Mid-scale	3Fh
-103	10.0 kΩ	Mid-scale	3Fh
-503	50.0 kΩ	Mid-scale	3Fh
-104	100.0 kΩ	Mid-scale	3Fh

Note 1: Custom POR/BOR Wiper Setting options are available, contact the local Microchip Sales Office for additional information. Custom options have minimum volume requirements.

# 6.2 Resistor Configurations

#### 6.2.1 RHEOSTAT CONFIGURATION

When used as a rheostat, two of the three digital potentiometer's terminals are used as a resistive element in the circuit. With terminal W (wiper) and either terminal A or terminal B, a variable resistor is created. The resistance will depend on the tap setting of the wiper (and the wiper's resistance). The resistance is controlled by changing the wiper setting

The unused terminal (B or A) should be left floating. Figure 6-2 shows the two possible resistors that can be used. Reversing the polarity of the A and B terminals will not affect operation.




FIGURE 6-2: Rheostat Configuration.

This allows the control of the total resistance between the two nodes. The total resistance depends on the "starting" terminal to the Wiper terminal. So at the code 00h, the  $R_{BW}$  resistance is minimal ( $R_{W}$ ), but the  $R_{AW}$  resistance in maximized ( $R_{AB}+R_{W}$ ). Conversely, at the code 3Fh, the  $R_{AW}$  resistance is minimal ( $R_{W}$ ), but the  $R_{BW}$  resistance in maximized ( $R_{AB}+R_{W}$ ).


The resistance Step size  $(R_S)$  equates to one LSb of the resistor.

**Note:** To avoid damage to the internal wiper circuitry in this configuration, care should be taken to insure the current flow never exceeds 2.5 mA.

The pinout for the rheostat devices is such that as the wiper register is incremented, the resistance of the resistor will increase (as measured from Terminal B to the W Terminal).

# 6.2.2 POTENTIOMETER CONFIGURATION

When used as a potentiometer, all three terminals of the device are tied to different nodes in the circuit. This allows the potentiometer to output a voltage proportional to the input voltage. This configuration is sometimes called voltage divider mode. The potentiometer is used to provide a variable voltage by adjusting the wiper position between the two endpoints as shown in Figure 6-3. Reversing the polarity of the A and B terminals will not affect operation.



**FIGURE 6-3:** Potentiometer Configuration.

The temperature coefficient of the R<sub>AB</sub> resistors is minimal by design. In this configuration, the resistors all change uniformly, so minimal variation should be seen.

The Wiper resistor temperature coefficient is different to the  $R_{AB}$  temperature coefficient. The voltage at node V3 (Figure 6-3) is not dependent on this Wiper resistance, just the ratio of the  $R_{AB}$  resistors, so this temperature coefficient in most cases can be ignored.

**Note:** To avoid damage to the internal wiper circuitry in this configuration, care should be taken to insure the current flow never exceeds 2.5 mA.

#### 6.3 Wiper Resistance

Wiper resistance is the series resistance of the analog switch that connects the selected resistor ladder node to the Wiper Terminal common signal (see Figure 6-1).

A value in the volatile wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The resistance is dependent on the voltages on the analog switch source, gate, and drain nodes, as well as the device's wiper code, temperature, and the current through the switch. As the device voltage decreases, the wiper resistance increases (see Figure 6-4 and Table 6-4).

The wiper can connect directly to Terminal B or to Terminal A. A zero scale connections, connects the Terminal W (wiper) to Terminal B (wiper setting of 000h). A full scale connections, connects the Terminal W (wiper) to Terminal A (wiper setting of 7Fh). In these configurations the only resistance between the Terminal W and the other Terminal (A or B) is that of the analog switches.

The wiper resistance is typically measured when the wiper is positioned at either zero scale (00h) or full scale (3Fh).


The wiper resistance in potentiometer-generated voltage divider applications is not a significant source of error.

The wiper resistance in rheostat applications can create significant nonlinearity as the wiper is moved toward zero scale (00h). The lower the nominal resistance, the greater the possible error.

In a rheostat configuration, this change in voltage needs to be taken into account. Particularly for the lower resistance devices. For the 5.0 k $\Omega$  device the maximum wiper resistance at 5.5V is approximately 3.2% of the total resistance, while at 2.7V it is approximately 6.5% of the total resistance.

In a potentiometer configuration, the wiper resistance variation does not effect the output voltage seen on the W pin.

The slope of the resistance has a linear area (at the higher voltages) and a non-linear area (at the lower voltages). In where resistance increases faster then the voltage drop (at low voltages).



**FIGURE 6-4:** Relationship of Wiper Resistance ( $R_W$ ) to Voltage.

Since there is minimal variation of the total device resistance over voltage, at a constant temperature (see Figure 2-11, Figure 2-29, Figure 2-47, or Figure 2-65), the change in wiper resistance over voltage can have a significant impact on the INL and DNL error.

TABLE 6-4:	TYPICAL STEP F	RESISTANCES AND R	FLATIONSHIP TO	WIPER RESISTANCE

	Resistance ( $\Omega$ )					$R_W / R_S (\%)^{(1)}$			<sub>W</sub> / R <sub>AB</sub> (%)	(2)
Тур	oical	V	liper (R <sub>V</sub>	()	В -	D - May	B - Max	В -	D - May	B - Max
Total (R <sub>AB</sub> )	Step (R <sub>S</sub> )	Typical	Max @ 5.5V	Max @ 2.7V	R <sub>W</sub> = Typical	R <sub>W</sub> = Max @ 5.5V	R <sub>W</sub> = Max @ 2.7V	R <sub>W</sub> = Typical	R <sub>W</sub> = Max @ 5.5V	R <sub>W</sub> = Max @ 2.7V
5000	39.37	100	170	325	254.00%	431.80%	825.5%	2.00%	3.40%	6.50%
10000	78.74	100	170	325	127.00%	215.90%	412.75%	1.00%	1.70%	3.25%
50000	393.70	100	170	325	25.40%	43.18%	82.55%	0.20%	0.34%	0.65%
100000	787.40	100	170	325	12.70%	21.59%	41.28%	0.10%	0.17%	0.325%

**Note 1:** R<sub>S</sub> is the typical value. The variation of this resistance is minimal over voltage.

2: R<sub>AB</sub> is the typical value. The variation of this resistance is minimal over voltage.

### 6.4 Operational Characteristics

Understanding the operational characteristics of the device's resistor components is important to the system design.

#### 6.4.1 ACCURACY

### 6.4.1.1 Integral Non-linearity (INL)

INL error for these devices is the maximum deviation between an actual code transition point and its corresponding ideal transition point after offset and gain errors have been removed. These endpoints are from 0x00 to 0x7F. Refer to Figure 6-5.

Positive INL means higher resistance than ideal. Negative INL means lower resistance than ideal.




FIGURE 6-5: INL Accuracy.

#### 6.4.1.2 Differential Non-linearity (DNL)

DNL error is the measure of variations in code widths from the ideal code width. A DNL error of zero would imply that every code is exactly 1 LSb wide.




FIGURE 6-6: DNL Accuracy.

#### 6.4.1.3 Ratiometric temperature coefficient

The ratiometric temperature coefficient quantifies the error in the ratio  $R_{AW}/R_{WB}$  due to temperature drift. This is typically the critical error when using a potentiometer device (MCP4018) in a voltage divider configuration.

### 6.4.1.4 Absolute temperature coefficient

The absolute temperature coefficient quantifies the error in the end-to-end resistance (Nominal resistance  $R_{AB}$ ) due to temperature drift. This is typically the critical error when using a rheostat device (MCP4017 and MCP4019) in an adjustable resistor configuration.

#### 6.4.2 MONOTONIC OPERATION

Monotonic operation means that the device's resistance increases with every step change (from terminal A to terminal B or terminal B to terminal A).

The wiper resistances difference at each tap location. When changing from one tap position to the next (either increasing or decreasing), the  $\Delta R_W$  is less then the  $\Delta R_S$ . When this change occurs, the device voltage and temperature are "the same" for the two tap positions.




FIGURE 6-7: R<sub>BW</sub>.

### 7.0 DESIGN CONSIDERATIONS

In the design of a system with the MCP4017/18/19 devices, the following considerations should be taken into account. These are:

- · The Power Supply
- · The Layout

In the design of a system with the MCP4017/18/19 devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations

### 7.1 Power Supply Considerations

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 7-1 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1  $\mu$ F. This capacitor should be placed as close to the device power pin (V<sub>DD</sub>) as possible (within 4 mm).

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies,  $V_{DD}$  and  $V_{SS}$  should reside on the analog plane.




FIGURE 7-1: Typical Microcontroller Connections.

# 7.2 Layout Considerations

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP4017/18/19's performance. Careful board layout will minimize these effects and increase the Signal-to-Noise Ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

If low noise is desired, breadboards and wire-wrapped boards are not recommended.

#### 7.2.1 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (Tempco) are shown in Figure 2-11, Figure 2-29, Figure 2-47, and Figure 2-65.

These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end to end change is  $R_{AB}$  resistance.

NOTES:

# 8.0 APPLICATIONS EXAMPLES

Digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming. The MCP4017/18/19 devices can be used to replace the common mechanical trim pot in applications where the operating and terminal voltages are within CMOS process limitations (V<sub>DD</sub> = 2.7V to 5.5V).

# 8.1 Set Point Threshold Trimming

Applications that need accurate detection of an input threshold event often need several sources of error eliminated. Use of comparators and operational amplifiers (op amps) with low offset and gain error can help achieve the desired accuracy, but in many applications, the input source variation is beyond the designer's control. If the entire system can be calibrated after assembly in a controlled environment (like factory test), these sources of error are minimized if not entirely eliminated.

Figure 8-1 illustrates a common digital potentiometer configuration. This configuration is often referred to as a "windowed voltage divider". Note that  $R_1$  is not necessary to create the voltage divider, but its presence is useful when the desired threshold has limited range. It is "windowed" because  $R_1$  can narrow the adjustable range of  $V_{TRIP}$  to a value much less than  $V_{DD} - V_{SS}.$  If the output range is reduced, the magnitude of each output step is reduced. This effectively increases the trimming resolution for a fixed digital potentiometer resolution. This technique may allow a lower-cost digital potentiometer to be utilized (64 steps instead of 256 steps).

The MCP4018's low DNL performance is critical to meeting calibration accuracy in production without having to use a higher precision digital potentiometer.

# EQUATION 8-1: CALCULATING THE WIPER SETTING FROM THE DESIRED V<sub>TRIP</sub>

$$V_{TRIP} = V_{DD} \left( \frac{R_{WB}}{R_1 + R_2} \right)$$

$$R_{AB} = R_{Nominal}$$

$$R_{WB} = R_{AB} \bullet \left( \frac{D}{127} \right)$$

$$D = \left( \left( \frac{V_{TRIP}}{V_{DD}} \right) \bullet (R_1 + R_{AB}) \right) \bullet 127$$

$$D = Digital Potentiometer Wiper Setting (0-127)$$




FIGURE 8-1: Using the Digital Potentiometer to Set a Precise Output Voltage.

# 8.1.1 TRIMMING A THRESHOLD FOR AN OPTICAL SENSOR

If the application has to calibrate the threshold of a diode, transistor or resistor, a variation range of 0.1V is common. Often, the desired a resolution of 2 mV or better is adequate to accurately detect the presence of a precise signal. A "windowed" voltage divider, utilizing the MCP4018, would be a potential solution. Figure 8-2 illustrates this example application.





FIGURE 8-2: Set Point or Threshold Calibration.

# 8.2 Operational Amplifier Applications

Figure 8-3 and Figure 8-4 illustrate typical amplifier circuits that could replace fixed resistors with the MCP4017/18/19 to achieve digitally-adjustable analog solutions.



**FIGURE 8-3:** Trimming Offset and Gain in a Non-Inverting Amplifier.





FIGURE 8-4: Programmable Filter.

# 8.3 Temperature Sensor Applications


Thermistors are resistors with very predictable variation with temperature. Thermistors are a popular sensor choice when a low-cost temperature-sensing solution is desired. Unfortunately, thermistors have non-linear characteristics that are undesirable, typically requiring trimming in an application to achieve greater accuracy. There are several common solutions to trim & linearize thermistors. Figure 8-5 and Figure 8-6 are simple methods for linearizing a 3-terminal NTC thermistor. Both are simple voltage dividers using a Positive Temperature Coefficient (PTC) resistor (R<sub>1</sub>) with a transfer function capable of compensating for the linearity error in the Negative Temperature Coefficient (NTC) thermistor.

The circuit, illustrated by Figure 8-5, utilizes a digital rheostat for trimming the offset error caused by the thermistor's part-to-part variation. This solution puts the digital potentiometer's  $R_W$  into the voltage divider calculation. The MCP4017/18/19's  $R_{AB}$  temperature coefficient is a low 50 ppm (-20°C to +70°C).  $R_W$ 's error is substantially greater than  $R_{AB}$ 's error because  $R_W$  varies with  $V_{DD}$ , wiper setting and temperature. For the 50  $k\Omega$  devices, the error introduced by  $R_W$  is, in most cases, insignificant as long as the wiper setting is > 6. For the 2  $k\Omega$  devices, the error introduced by  $R_W$  is significant because it is a higher percentage of  $R_{WB}$ . For these reasons, the circuit illustrated in Figure 8-5 is not the most optimum method for "exciting" and linearizing a thermistor.



**FIGURE 8-5:** Thermistor Calibration using a Digital Potentiometer in a Rheostat Configuration.

The circuit illustrated by Figure 8-6 utilizes a digital potentiometer for trimming the offset error. This solution removes  $R_W$  from the trimming equation along with the error associated with  $R_W$ .  $R_2$  is not required, but can be utilized to reduce the trimming "window" and reduce variation due to the digital pot's  $R_{AB}$  part-to-part variability.



**FIGURE 8-6:** Thermistor Calibration using a Digital Potentiometer in a Potentiometer Configuration.

# 8.4 Wheatstone Bridge Trimming

Another common configuration to "excite" a sensor (such as a strain gauge, pressure sensor or thermistor) is the wheatstone bridge configuration. The wheatstone bridge provides a differential output instead of a single-ended output. Figure 8-7 illustrates a wheatstone bridge utilizing one to three digital potentiometers. The digital potentiometers in this example are used to trim the offset and gain of the wheatstone bridge.




FIGURE 8-7: Wheatstone Bridge Trimming.

# 9.0 DEVELOPMENT SUPPORT

# 9.1 Development Tools

To assist in your design and evaluation of the MCP4017/18/19 devices, a Demo board using the MCP4017 device is in development. Please check the Microchip web site for the release of this board. The board part number is tentatively MCP4XXXDM-PGA, and is expected to be available in the summer of 2009.

### 9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-1 shows some of these documents.


**TABLE 9-1: TECHNICAL DOCUMENTATION** 

Application Note Number	Title	Literature #
AN1080	Understanding Digital Potentiometers Resistor Variations	DS01080
AN737	Using Digital Potentiometers to Design Low Pass Adjustable Filters	DS00737
AN692	Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect	DS00692
AN691	Optimizing the Digital Potentiometer in Precision Circuits	DS00691
AN219	Comparing Digital Potentiometers to Mechanical Potentiometers	DS00219
_	Digital Potentiometer Design Guide	DS22017
_	Signal Chain Design Guide	DS21825


NOTES:

# 10.0 PACKAGING INFORMATION


# 10.1 Package Marking Information



Part Number	Code
MCP4019T-502E/LT	BENN
MCP4019T-103E/LT	BFNN
MCP4019T-503E/LT	BGNN
MCP4019T-104E/LT	BHNN







Part Number	Code	Part Number	Code
MCP4017T-502E/LT	AENN	MCP4018T-502E/LT	AANN
MCP4017T-103E/LT	AFNN	MCP4018T-103E/LT	ABNN
MCP4017T-503E/LT	AGNN	MCP4018T-503E/LT	ACNN
MCP4017T-104E/LT	AHNN	MCP4018T-104E/LT	ADNN

Example:

AANN

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			3
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		5	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	_	1.10
Molded Package Thickness	A2	0.80	_	1.00
Standoff	A1	0.00	_	0.10
Overall Width	Е	1.80	2.10	2.40
Molded Package Width	E1	1.15	1.25	1.35
Overall Length	D	1.80	2.00	2.25
Foot Length	L	0.10	0.20	0.46
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.15	_	0.40


#### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-061B


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing No. C04-151A Sheet 1 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		6	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	-	1.10
Molded Package Thickness	A2	0.70	0.90	1.00
Standoff	A1	0.00	-	0.10
Overall Width	E		2.10 BSC	
Molded Package Width	E1		1.25 BSC	
Overall Length	D		2.00 BSC	
Foot Length	L	0.10	0.20	0.46
Lead Thickness	С	0.08	-	0.22
Lead Width	b	0.15	-	0.30


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-151A Sheet 2 of 2

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	<b>IILLIMETER</b>	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	С		2.20	
Contact Pad Width (X28)	Х			0.40
Contact Pad Length (X28)	Υ			0.90
Distance Between Pads	G	0.25		

# Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2151A

NOTES:

# **APPENDIX A: REVISION HISTORY**

# Revision A (March 2009)

• Original Release of this Document.

NOTES:

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. XX	<u> </u>	Ex	amples:	
 Device Resista Vers		a)	MCP4017T-502E/LT:	5 kΩ, 6-LD SC-70.
	·······	b)	MCP4017T-103E/LT:	10 kΩ, 6-LD SC-70.
Device:	MCP4017: Single Rheostat with I <sup>2</sup> C interface	c)	MCP4017T-503E/LT:	50 kΩ, 6-LD SC-70.
	MCP4017T: Single Rheostat with I <sup>2</sup> C interface (Tape and Reel) MCP4018: Single Potentiometer to GND	d)	MCP4017T-104E/LT:	
	with I <sup>2</sup> C Interface  MCP4018T: Single Potentiometer to GND  with I <sup>2</sup> C Interface (Tape and	a)	MCP4018T-502E/LT:	5 kΩ, 6-LD SC-70.
	Reel)	b)	MCP4018T-103E/LT:	10 kΩ, 6-LD SC-70.
	MCP4019: Single Rheostat to GND with I <sup>2</sup> C Interface	c)	MCP4018T-503E/LT:	50 kΩ, 6-LD SC-70.
	MCP4019T: Single Rheostat to GND with I <sup>2</sup> C Interface (Tape and Reel)	d)	MCP4018T-104E/LT:	
Resistance Version:	502 = 5 kΩ $103 = 10 kΩ$ $503 = 50 kΩ$	a)	MCP4019T-502E/LT:	5 kΩ, 5-LD SC-70.
	104 = 100 kΩ	b)	MCP4019T-103E/LT:	10 kΩ, 5-LD SC-70.
Temperature	E = -40°C to +125°C	c)	MCP4019T-503E/LT:	50 kΩ, 5-LD SC-70.
Range:		d)	MCP4019T-104E/LT:	100 kΩ, 5-LD SC-70.
Package:	LT = Plastic Small Outline Transistor (SC70), 5-lead, 6-lead			

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09